Abstract: This paper addresses the need for customizable processor architectures by presenting the design and implementation, on both FPGA and ASIC devices, of a flexible RISC-V in-order pipeline core ...
Abstract: This study investigates the characteristics, sensitive regions, failure mechanism, and quantitative model of the SRAM soft errors caused by spacecraft charging-induced electrostatic ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results